



RegFile - 4 registers

read 2, write 1 per cycle

only write when "write" high

DEST is address of reg being written

SRCA and SRCB are addresses of registers being read

ALU

000 -- add

001 -- subtract

010 -- shift right

011 -- shift left

101 -- count ones

111 -- reverse